UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/735,899	12/16/2003	Atsuhiro Otaka	032172	5713
	7590 05/12/200 I, HATTORI, DANIEL	EXAMINER		
1250 CONNEC	TICUT AVENUE, NV	TRUONG, LOAN		
SUITE 700 WASHINGTO	N, DC 20036		ART UNIT	PAPER NUMBER
			2114	
			MAIL DATE	DELIVERY MODE
			05/12/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary		1	Application No.	No. Applicant(s)					
			10/735,899		OTAKA ET AL.				
		Ī	Examiner		Art Unit				
		l	LOAN TRUONG		2114				
Period fo	 The MAILING DATE of this commun Reply 	ication appea	ars on the cover	sheet with the c	orrespondence ac	idress			
WHIC - Exten after 9 - If NO - Failur Any re	DRTENED STATUTORY PERIOD F HEVER IS LONGER, FROM THE M sions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this comr period for reply is specified above, the maximum st e to reply within the set or extended period for reply sply received by the Office later than three months d patent term adjustment. See 37 CFR 1.704(b).	MAILING DAT s of 37 CFR 1.136(nunication. atutory period will will, by statute, ca	E OF THIS CC (a). In no event, howen apply and will expire ause the application to	DMMUNICATION ever, may a reply be tim SIX (6) MONTHS from b become ABANDONEI	I. lely filed the mailing date of this of (35 U.S.C. § 133).	•			
Status									
1)[\]	Responsive to communication(s) file	ad on 30 Jan	uany 2009						
'=	Responsive to communication(s) filed on <u>30 January 2009</u> . This action is FINAL . 2b) This action is non-final.								
′=		<i>′</i> —			secution as to the	e merits is			
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
	on of Claims		,	·					
· _									
•	Claim(s) <u>5-10,15-18,23-28,32 and 33</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.								
		iro witharawn	r irom consider	ation.					
·	5)∭ Claim(s) is/are allowed. 6)⊠ Claim(s) <u>5-10,15-18,23-28,32 and 33</u> is/are rejected.								
·	Claim(s) <u>5-70,75-76,25-26,32 and 5</u> Claim(s) is/are objected to.	<u>o</u> is/are rejec	ieu.						
·	Claim(s) is/are objected to: Claim(s) are subject to restric	ction and/or e	alection require	ment					
0)	Ciain(s) are subject to restric	Stion and/or e	siection require	ment.					
Application	on Papers								
9) 🔲 -	Γhe specification is objected to by th	e Examiner.							
10)🛛 -	Γhe drawing(s) filed on <u>16 Decembe</u>	<u>r 2003</u> is/are	∶ a)⊠ accepte	d or b)∏ objecto	ed to by the Exan	niner.			
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including	the correction	n is required if the	e drawing(s) is obj	ected to. See 37 C	FR 1.121(d).			
11) 🔲 -	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority u	nder 35 U.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 									
2) Notice 3) Inform	(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (Fination Disclosure Statement(s) (PTO/SB/08) No(s)/Mail Date	PTO-948)	5)	Interview Summary Paper No(s)/Mail Da Notice of Informal Pa Other:	te				

Art Unit: 2114

DETAILED ACTION

1. This Office action is in response to applicant's arguments filed on January 30, 2009 in application #10/735,899.

2. Claims 5-10, 15-18, 23-28 and 32-33 are presented for examination. Claims 1-4, 11-14, 19-22 and 29-31 are cancelled. Claims 5-6, 8-10, 15-18, 23-26 and 32-33 are amended.

Response to Arguments

3. Applicant's arguments, filed January 30, 2009, with respect to the rejection(s) of claim(s) 5-10, 15-18, 23-28 and 32-33 under 35 U.S.C. 103(a) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Miller US 6,308,265.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.

Art Unit: 2114

3. Resolving the level of ordinary skill in the pertinent art.

4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

4. Claims 5-10, 15-18, 23-28 and 32-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Angelo et al. (US 7,073,064) in further view of Miller (US 6,308,265).

In regard to claim 5, Angelo et al. does not teach the redundancy management method for BIOS according to claim 7, further comprising a step of preventing switching of said memory in standby to said memory in operation when the update of said BIOS in said memory in standby failed.

Miller teaches the protection of boot block code while allowing write accesses to the boot block by implementing boot-block-in-progress flag indicating that an updating of the BIOS is being performed wherein if a power failure occurs the flag, bit, would still be in the set state and CPU will boot the PC from the backup boot block image in the second region and not from the boot block image in the first region (*col. 6 lines 1-10*). The boot block-in-progress flag is configured in a 2:1 switch where the value is preserved even when a power down occurs and maintained in the same state to provide correct execution of a booting process (*col. 7 lines 45-62*).

Refer to claim 7 for motivational statement.

In regard to claim 6, Angelo et al. does not teach the redundancy management method for BIOS according to claim 7, further comprising a step of preventing switching said memory

switched to standby, to said memory in operation when writing of said BIOS in said memory switched to standby failed.

Miller teaches the protection of boot block code while allowing write accesses to the boot block by implementing boot-block-in-progress flag indicating that an updating of the BIOS is being performed wherein if a power failure occurs the flag, bit, would still be in the set state and CPU will boot the PC from the backup boot block image in the second region and not from the boot block image in the first region (*col. 6 lines 1-10*). The boot block-in-progress flag is configured in a 2:1 switch where the value is preserved even when a power down occurs and maintained in the same state to provide correct execution of a booting process (*col. 7 lines 45-62*).

Refer to claim 7 for motivational statement.

In regard to claim 7, Angelo et al. teach a redundancy manager method for BIOS, comprising the steps of:

using one of a pair of memories (two separately programmable portions, col. 1 lines 47-49), which respectively store the BIOS for setting hardware in an environment in which OS can use said hardware, for operation and the other standby (each contain identical copies of the BIOS software with an active and inactive portion, col. 1 lines 48-52);

executing an update of said BIOS by writing to said memory in standby (to update the BIOS, the inactive half is overwritten first, col. 1 lines 50-54);

permitting switching said memory in standby to in operation when the update of said BIOS in said memory in standby succeeded (*once the system is power cycled the second time*,

Art Unit: 2114

the system is brought up with the newly portion of the BIOS being active, the older BIOS routine can be updated while it is inactive, col. 1 lines 52-56);

switching said permitted memory in standby in operation, and said memory in operation to in standby when said hardware is started up (*system is brought up with the newly overwritten portion of the BIOS being active, col. 1 lines 47-56*).

Angelo et al. does not teach the method for BIOS comprising the steps of: switching to the BIOS in said memory in standby when the BIOS in said one memory cannot be booted; and preventing execution of said switching when said hardware is started up for power recovery.

Miller teaches the protection of boot block code while allowing write accesses to the boot block by implementing boot-block-in-progress flag indicating that an updating of the BIOS is being performed wherein if a power failure occurs the flag, bit, would still be in the set state and CPU will boot the PC from the backup boot block image in the second region and not from the boot block image in the first region (*col. 6 lines 1-10*). The boot block-in-progress flag is configured in a 2:1 switch where the value is preserved even when a power down occurs and maintained in the same state to provide correct execution of a booting process (*col. 7 lines 45-62*).

It would have been obvious to modify the method of Angelo et al. by adding Miller protection of boot block code. A person of ordinary skill in the art at the time of applicant's invention would have been motivated to make the modification because it would provide protection for boot block code used to boot up a computer (*col. 3 lines 52-63*).

In regard to claim 8, Angelo et al. does not teach the redundancy management method for BIOS according to claim 7, further comprising a step of preventing execution of said redundancy step when said hardware is started up for power recovery.

Miller teaches the protection of boot block code while allowing write accesses to the boot block by implementing boot-block-in-progress flag indicating that an updating of the BIOS is being performed wherein if a power failure occurs the flag, bit, would still be in the set state and CPU will boot the PC from the backup boot block image in the second region and not from the boot block image in the first region (*col. 6 lines 1-10*). The boot block-in-progress flag is configured in a 2:1 switch where the value is preserved even when a power down occurs and maintained in the same state to provide correct execution of a booting process (*col. 7 lines 45-62*).

Refer to claim 7 for motivational statement.

In regard to claim 9, Angelo et al. does not teach the redundancy management method for BIOS according to claim 7, further comprising a step of executing the update of BIOS in a memory in standby of another hardware connected with said hardware according to the update of the BIOS in said memory in standby of said hardware.

Miller teaches the protection of boot block code while allowing write accesses to the boot block by implementing an updatable part of the BIOS (*col. 5 lines 11-16*) to update the BIOS image while protecting the boot block code (*col. 5 lines 26-32*).

Refer to claim 7 for motivational statement.

Art Unit: 2114

In regard to claim 10, Angelo et al. does not teach the redundancy management method for BIOS according to claim 7, further comprising a step of executing the synchronization processing of the BIOS with another hardware connected with said hardware.

Miller teaches the protection of boot block code by implementing a match of boot block code in another region of the flash part (*abstract*).

Refer to claim 7 for motivational statement.

In regard to claim 15, Angelo et al. does not teach the data processing apparatus according to claim 27, wherein said CPU prevents switching said memory in standby to the memory in operation when the update of said BIOS in said memory in standby failed.

Miller teaches the protection of boot block code while allowing write accesses to the boot block by implementing boot-block-in-progress flag indicating that an updating of the BIOS is being performed wherein if a power failure occurs the flag, bit, would still be in the set state and CPU will boot the PC from the backup boot block image in the second region and not from the boot block image in the first region (*col. 6 lines 1-10*). The boot block-in-progress flag is configured in a 2:1 switch where the value is preserved even when a power down occurs and maintained in the same state to provide correct execution of a booting process (*col. 7 lines 45-62*).

Refer to claim 7 for motivational statement.

tus

In regard to claim 16, Angelo et al. does not teach the data processing apparatus according to claim 27, wherein said CPU prevents switching said memory switched to standby, to said memory in operation when writing of said BIOS in said memory switched to standby failed.

Miller teaches the protection of boot block code while allowing write accesses to the boot block by implementing boot-block-in-progress flag indicating that an updating of the BIOS is being performed wherein if a power failure occurs the flag, bit, would still be in the set state and CPU will boot the PC from the backup boot block image in the second region and not from the boot block image in the first region (*col. 6 lines 1-10*). The boot block-in-progress flag is configured in a 2:1 switch where the value is preserved even when a power down occurs and maintained in the same state to provide correct execution of a booting process (*col. 7 lines 45-62*).

Refer to claim 7 for motivational statement.

In regard to claim 17, Angelo et al. does not teach the data processing apparatus according to claim 27, further comprising another hardware connected with said hardware, and said hardware executes the update of the BIOS in the memory in standby of said other hardware connected with said hardware according to the update of the BIOS in said memory in standby of said hardware.

Miller teaches the first region, in which the boot block code is stored, is copied to another region (*fig. 3, col. 5 lines 44-49*).

Refer to claim 7 for motivational statement.

Application/Control Number: 10/735,899

Art Unit: 2114

In regard to claim 18, Angelo et al. teach the data processing apparatus according to claim 11, wherein said hardware executes the synchronization processing of the BIOS with said other hardware connected with said hardware.

Page 9

Miller teaches the first region, in which the boot block code is stored, is copied to another region (*fig. 3, col. 5 lines 44-49*) and the boot block-in-progress flag is configured in a 2:1 switch where the value is preserved even when a power down occurs and maintained in the same state to provide correct execution of a booting process (*col. 7 lines 45-62*).

Refer to claim 7 for motivational statement.

In regard to claim 23, Angelo et al. teach the storage system according to claim 28, wherein said CPU of said storage control apparatus prevents switching said memory in standby to the memory in operation when the update of said BIOS in said memory in standby failed.

Miller teaches the protection of boot block code while allowing write accesses to the boot block by implementing boot-block-in-progress flag indicating that an updating of the BIOS is being performed wherein if a power failure occurs the flag, bit, would still be in the set state and CPU will boot the PC from the backup boot block image in the second region and not from the boot block image in the first region (*col. 6 lines 1-10*). The boot block-in-progress flag is configured in a 2:1 switch where the value is preserved even when a power down occurs and maintained in the same state to provide correct execution of a booting process (*col. 7 lines 45-62*).

Refer to claim 7 for motivational statement.

In regard to claim 24, Angelo et al. does not teach the storage system according to claim 24, wherein said CPU of said storage control apparatus prevents switching said memory switched to standby, to said memory in operation, when writing of said BIOS in said memory switched to standby failed.

Miller teaches the protection of boot block code while allowing write accesses to the boot block by implementing boot-block-in-progress flag indicating that an updating of the BIOS is being performed wherein if a power failure occurs the flag, bit, would still be in the set state and CPU will boot the PC from the backup boot block image in the second region and not from the boot block image in the first region (*col. 6 lines 1-10*). The boot block-in-progress flag is configured in a 2:1 switch where the value is preserved even when a power down occurs and maintained in the same state to provide correct execution of a booting process (*col. 7 lines 45-62*).

Refer to claim 7 for motivational statement.

In regard to claim 25, Angelo et al. teach the storage system according to claim 28, further comprising another storage control apparatus, which is connected to said storage devices and said storage control apparatus and for controlling said storage devices, wherein said storage control apparatus executes the update of the BIOS in the memory in standby of said other storage control apparatus according to the update of the BIOS in said memory in standby of said storage control apparatus.

Art Unit: 2114

Miller teaches the first region, in which the boot block code is stored, is copied to another region (fig. 3, col. 5 lines 44-49).

Refer to claim 7 for motivational statement.

In regard to claim 26, Angelo et al. teach the storage system according to claim 28, further comprising another storage control apparatus, which is connected to said storage devices and said storage control apparatus and for controlling said storage devices, wherein said storage control apparatus executes the synchronization processing of the BIOS with said other storage control apparatus.

Miller teaches the first region, in which the boot block code is stored, is copied to another region (*fig. 3, col. 5 lines 44-49*) and the boot block-in-progress flag is configured in a 2:1 switch where the value is preserved even when a power down occurs and maintained in the same state to provide correct execution of a booting process (*col. 7 lines 45-62*).

Refer to claim 7 for motivational statement.

In regard to claim 27, Angelo et al. disclosed a data processing apparatus, comprising: a hardware including a CPU (fig. 3, 200);

a pair of memories (two separately programmable portions, col. 1 lines 47-49) which respectively store a BIOS for setting said hardware in an environment in which OS can use said hardware (each contain identical copies of the BIOS software with an active and inactive portion, col. 1 lines 48-52); and

Art Unit: 2114

wherein said CPU executes the update of said BIOS after a successful boot-up by writing to said memory in standby (to update the BIOS, the inactive half is overwritten first, col. 1 lines 50-54),

wherein said service processor permits switching said memory in standby to said memory in operation when the update of said BIOS in said memory in standby succeeded (*once the system is power cycled the second time, the system is brought up with the newly portion of the BIOS being active, the older BIOS routine can be updated while it is inactive, col. 1 lines 52-56)*,

wherein said service processor switches said permitted memory in standby to a memory in operation, and said memory in operation to said memory in standby when said hardware is started up (*system is brought up with the newly overwritten portion of the BIOS being active, col.* 1 lines 47-56).

Angelo et al. does not teach a data processing apparatus, comprising of a service processor for using one of said pair of memories for operation and the other for standby when said hardware is started up and switching to the BIOS in said memory in standby when the BIOS of said one memory cannot be booted and wherein said CPU prevents execution of said switching when said hardware is started up for power recovery.

Miller teaches the protection of boot block code while allowing write accesses to the boot block by implementing boot-block-in-progress flag indicating that an updating of the BIOS is being performed wherein if a power failure occurs the flag, bit, would still be in the set state and CPU will boot the PC from the backup boot block image in the second region and not from the boot block image in the first region (*col. 6 lines 1-10*). The boot block-in-progress flag is configured in a 2:1 switch where the value is preserved

Art Unit: 2114

even when a power down occurs and maintained in the same state to provide correct execution of a booting process (col. 7 lines 45-62).

Refer to claim 7 for motivational statement.

In regard to claim 28, Angelo et al. teach a storage system, comprising: a storage control apparatus comprises:

a hardware including a CPU (fig. 3, 200);

a pair of memories (two separately programmable portions, col. 1 lines 47-49) which respectively store a BIOS for setting said hardware in an environment in which OS can use said hardware (each contain identical copies of the BIOS software with an active and inactive portion, col. 1 lines 48-52); and

a plurality of storage devices connected to said storage control device,

wherein said CPU of said storage control apparatus executes the update of said BIOS by writing to said memory in standby (to update the BIOS, the inactive half is overwritten first, col. 1 lines 50-54),

wherein said service processor of said storage control apparatus permits the switching of said memory in standby to said memory in operation when the update of said BIOS in said memory in standby succeeded (*once the system is power cycled the second time, the system is brought up with the newly portion of the BIOS being active, the older BIOS routine can be updated while it is inactive, col. 1 lines 52-56)*,

wherein said service processor of said storage control apparatus switches said permitted memory in standby to a memory in operation, and said memory in operation to said memory in

standby when said hardware is started up (system is brought up with the newly overwritten portion of the BIOS being active, col. 1 lines 47-56).

Angelo et al. does not teach a storage system comprising: a service processor for using one of said pair of memories for operation and the other for standby when said hardware is started up and switching to the BIOS in said memory in standby when the BIOS of said one memory cannot be booted, and wherein said CPU prevents execution of said switching when said hardware is started up for power recovery.

Miller teaches the protection of boot block code while allowing write accesses to the boot block by implementing boot-block-in-progress flag indicating that an updating of the BIOS is being performed wherein if a power failure occurs the flag, bit, would still be in the set state and CPU will boot the PC from the backup boot block image in the second region and not from the boot block image in the first region (*col. 6 lines 1-10*). The boot block-in-progress flag is configured in a 2:1 switch where the value is preserved even when a power down occurs and maintained in the same state to provide correct execution of a booting process (*col. 7 lines 45-62*).

Refer to claim 7 for motivational statement.

In regard to claim 32, Angelo et al. teach the redundancy management method for BIOS according to claim 7, further comprising writing the BIOS of said one memory switched to operation, to said the other memory switched to standby for redundancy after said switching and successful booting up of said BIOS of said one memory switched to operation when a version of the BIOS of said other memory is different from a version of said BIOS of said one memory

Art Unit: 2114

(once the system is brought up with the newly overwritten portion of the BIOS being active, the section containing the older BIOS routine can be updated while it is inactive, col. 1 lines 47-63).

In regard to claim 33, Angelo et al. teach the data processing apparatus according to claim 27, wherein said writing comprising writing the BIOS of said one memory switched to operation, to said the other memory switched to standby for redundancy after said switching and successful booting up of said BIOS of said one memory switched to operation when a version of the BIOS of said other memory is different from a version of said BIOS of said one memory (once the system is brought up with the newly overwritten portion of the BIOS being active, the section containing the older BIOS routine can be updated while it is inactive, col. 1 lines 47-63).

Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See PTO 892.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Loan Truong whose telephone number is (571) 272-2572. The examiner can normally be reached on M-F from 10am-6pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Scott Baderman can be reached on (571) 272-3644. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2114

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Loan Truong Patent Examiner AU 2114 /Scott T Baderman/ Supervisory Patent Examiner, Art Unit 2114